Senior Design Engineer – Coherent Interconnect

Pracoviská:

  • Bratislava, Slovensko
  • Brno, CZ

Oblasti:

  • Hardware
Všetky pozície

What You’ll be Doing

  • Working with a small team to implement, debug, and verify a high-performance coherence management system
  • Build the infrastructure to support integrity testing and debug on emulation system

Skills Required

  • Requires 10 to 15 years of applicable experience (bright individuals with lower experience can also apply)
  • Experience and background with multicore coherence
  • Familiarity microprocessor cache systems
  • Experience with embedded logic analyzers is a plus
  • Verilog / System Verilog / Synthesis / STA / CDC / Lint experience

Apply at

By sending us your application e-mail, you confirm that you have read, understand and accept the content of the Privacy Notice and consent to the processing of your data as part of this application.