Senior Design Engineer – Memory Subsystem


  • Bratislava, Slovensko
  • Brno, CZ


  • Hardware
Všechny pozice


  • Interface and enhancements of an advanced DRAM control block


  • Experience with RS and BCH codes
  • Experience with FPGA integration and debug
  • Six to ten years of relevant experience
  • Background in design of DRAM interfaces
  • Logic design experience using Verilog/System Verilog
  • The ability to work with a culturally diverse, physically distributed team

Apply at

By sending us your application e-mail, you confirm that you have read, understand and accept the content of the Privacy Notice and consent to the processing of your data as part of this application.